

jc820 U.S. PTO
06/22/00

06-23-00

PTO/SB/05 (2/98)

Please type a plus sign (+) inside this box →

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. **TI-29276**First Named Inventor or Application Identifier **Francis G. Celi**Title **PROCESS FLOW FOR DUAL DAMASCENE
INTERCONNECT STRUCTURES**Express Mail Label No. **EL356820115US**JC843 U.S. PTO
06/22/00

On Page 1 of the specification, before line 1, insert –This application claims priority under 35 USC § 119(e)(1) of provisional application number **60/143,282** filed **07/12/99**–

APPLICATION ELEMENTS See MPEP Chapter 600 concerning utility patent application contents		ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231	
<p>1. <input checked="" type="checkbox"/> Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original, and a duplicate for fee processing)</p> <p>2. <input checked="" type="checkbox"/> Specification (preferred arrangement set forth below) - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R&D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure</p> <p>3. <input checked="" type="checkbox"/> Drawing(s) (35 USC d113) [Total Sheets 6]</p> <p>4. Oath or Declaration [Total Pages 3]</p> <p>a. <input checked="" type="checkbox"/> Newly Executed (original or copy) <input type="checkbox"/> Copy from a prior application (37 CFR §1.63(d)) (for continuation/divisional with Box 17 completed)</p>		<p>6. <input type="checkbox"/> Microfiche Computer Program (Appendix)</p> <p>7. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identical of above copies</p>	
ACCOMPANYING APPLICATION PARTS			
<p>8. <input checked="" type="checkbox"/> Assignment Papers (cover sheet & Documents(s))</p> <p>9. <input type="checkbox"/> 37 CFR §3.73(b) Statement <input type="checkbox"/> Power of Attorney</p> <p>10. <input type="checkbox"/> English Translation Document (if applicable)</p> <p>11. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations</p> <p>12. <input checked="" type="checkbox"/> Preliminary Amendment</p> <p>13. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) (Should be specifically itemized)</p> <p>14. <input type="checkbox"/> Small Entity Statement(s) <input type="checkbox"/> Statement filed in prior application (PTO/SB/09-12) Status still proper and desired</p> <p>15. <input type="checkbox"/> Certified Copy of Priority Document(s) (if foreign priority is claimed)</p> <p>16. <input type="checkbox"/> Other:</p>			
<small>*A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon</small>			
<p>17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment:</p> <p><input type="checkbox"/> Continuation <input type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP) of prior application No: /</p> <p>Prior application information: Examiner _____ Group / Art Unit: _____</p>			
18. CORRESPONDENCE ADDRESS			
<input type="checkbox"/> Customer Number or Bar Code Label		<small>(Insert Customer No. or Attach bar code label here)</small> or <input checked="" type="checkbox"/> Correspondence address below	
NAME	Jacqueline J. Garner, Texas Instruments Incorporated		
ADDRESS	PO Box 655474, M/S 3999		
CITY	Dallas	STATE	TX
COUNTRY	USA	TELEPHONE	(972) 278-9694
FAX		(972) 917-4418	
Name (Print/Type)		Jacqueline J. Garner	
Signature		Registration No. (Attorney/Agent) 36,144	
Date		06/22/00	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Celii et al.	Examiner: TBD
Serial No: TBD	Art Unit: TBD
Filed: 6/22/00	Docket No.: TI-29276
For: PROCESS FLOW FOR DUAL DAMASCENE INTERCONNECT STRUCTURES	

PRELIMINARY AMENDMENT

June 15, 2000

Assistant Commissioner for Patents

Washington, DC 20231

Dear Sir:

Please amend the above referenced application as follows:

In the Specification:

Page 1, before line 1, insert --This application claims priority under 35 USC § 119(e)(1) of provisional application numbers **60/143,282** filed **07/12/99**--

REMARKS

Entry of the foregoing amendment prior to examination is respectfully requested.

If the Examiner has any questions or other correspondence regarding this application, Applicant requests that the Examiner contact Applicant's attorney at the below listed telephone number and address.

Respectfully submitted,



Jacqueline J. Garner
Attorney for Applicants
Reg. No. 36,144

Texas Instruments Incorporated
P. O. Box 655474, MS 3999
Dallas, Texas 75265
(972) 271-1176
Fax: (972) 917-4417
or (972) 917-4418

PROCESS FLOW FOR DUAL DAMASCENE INTERCONNECT STRUCTURES

FIELD OF THE INVENTION

5

The invention is generally related to the field of forming interconnect structures in a semiconductor device and more specifically to a dual damascene process flow for forming interconnect structures.

10 BACKGROUND OF THE INVENTION

As the density of semiconductor devices increases, the demands on interconnect layers for connecting the semiconductor devices to each other also increases. Therefore, there is a desire to switch from the traditional aluminum metal interconnects to copper interconnects. Unfortunately, suitable copper etches for a semiconductor fabrication environment are not readily available. To overcome the copper etch problem, damascene processes have been developed.

20 In a damascene process, the IMD is formed first. The IMD is then patterned and etched to form a trench for the interconnect line. If connection vias have not already been formed, a dual damascene process may be used. In a dual damascene process, after the trench is formed in the IMD, a via is etched in the ILD for connection to lower interconnect levels. The barrier layer 14 and a copper seed layer are then deposited over the structure. The barrier layer 14 is typically tantalum
25 nitride or some other binary transition metal nitride. The copper layer is formed using the seed layer over the entire structure. The copper is then chemically-mechanically polished (CMP'd) to remove the copper from over the IMD 16, leaving copper interconnect lines 18 and vias 20 as shown in FIG. 1. A metal etch is thereby avoided.

30

Further improvements in interconnect performance are desired. Accordingly, efforts are being made to include low-k dielectric materials in a copper interconnect structure.

5

SUMMARY OF THE INVENTION

The invention is a dual damascene process flow for forming interconnect lines and vias in which at least part of the via is etched prior to the trench etch. A low-k material such as a thermoset organic polymer is used for the ILD. The IMD may comprise the same material, another low-k material, or a slightly higher-k material. After the at least partial via etch, a BARC is deposited over the structure including in the via. Then, the trench is patterned and etched. Although at least some of the BARC material is removed during the trench etch, the bottom of the via is protected.

An advantage of the invention is providing a dual damascene process flow compatible with a low-k material.

This and other advantages will be apparent to those of ordinary skill in the art having reference to the specification in conjunction with the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

5 FIG. 1 is a cross-sectional diagram of a prior art dual damascene interconnect structure;

FIGs. 2A-2K are cross-sectional diagrams of a dual damascene process flow according to a first embodiment of the invention;

FIGs. 3A-3B are cross-sectional diagrams of a dual damascene process flow 10 according to a second embodiment of the invention;

FIGs. 4A-4B are cross-sectional diagrams of a dual damascene process flow according to a third embodiment of the invention; and

FIG. 5 is a cross-section diagram of a test structure.

DETAILED DESCRIPTION OF THE EMBODIMENTS

The invention will now be described in conjunction with a copper interconnect/thermoset organic polymer dielectric dual damascene process flow.

5 It will be apparent to those of ordinary skill in the art that the benefits of the invention are applicable to other dual damascene process flows including those for metals other than copper and dielectrics other than thermoset organic polymers.

10 A first embodiment of the invention is described in conjunction with FIG. 2A-2K. A semiconductor body 100 is processed through the formation of a first interconnect level 102. First interconnect level 102 may in fact be Metal 1 or it may be any metal interconnect level other than the upper most interconnect layer. A passivation layer 104 is formed over first interconnect level 102. In the preferred embodiment passivation layer 104 comprises silicon nitride. Alternative materials for passivation layer 104 include, but are not limited to, SiC or variants with SiN, such as SiN:C. For example, BloK™ from Applied Materials may be used.

20 ILD 106 is deposited over passivation layer 104. ILD 106 preferably comprises a low-k material such as an organic polymer. In the preferred embodiment, ILD 106 comprises SiLK™. SiLK™ is a thermoset organic polymer manufactured by Dow Chemical Company. SiLK™ has attractive materials properties for IMD/ILD applications, including a dielectric constant of $k = 2.65$, as measured by MOS capacitors, high thermal stability ($T_d > 450^\circ C$), and a glass transition temperature that is at or above the maximum SiLK™ curing temperature. SiLK™ includes aromatic functional groups and oxygen atoms. Characterization of SiLK™ films by FT-IR spectroscopy does not reveal highly polarizable functionalities such as carbonyl groups.

If SiLK™ is used, it may be deposited by spin coating and furnace annealing. A thickness nonuniformity of less than 5% (1σ). To improve the adhesion of SiLK™ to silicon dioxide and silicon nitride, an adhesion promoter 5 may be spun-on the wafer prior to SiLK™ deposition. The adhesion promoter may be comprised of silicon, oxygen, carbon, and hydrogen atoms. The adhesion promoter may have a thickness on the order of 100Å.

A shelf layer 108 is formed over ILD 106 followed by deposition of IMD 10. 110. The composition of shelf layer 108 is such that IMD 110 may be etched selectively with respect to shelf layer 108. A selectivity on the order of 20:1 or greater is desirable. IMD 110 may also comprise a low-k material such as an 15 organic polymer. Alternatively, IMD 110 may comprise a slightly higher-k dielectric material (higher than ILD 106 but still less than or equal to that of silicon dioxide). In the preferred embodiment, IMD 110 comprises SiLK™. If SiLK™ is used for IMD 110 and ILD 106, silicon dioxide may be used for shelf layer 108.

In order to pattern and etch a via, a hardmask 112 is formed over IMD 20 110. Then, a via pattern 114 is formed over hardmask 112. Via pattern 114 typically comprises a resist material. The thickness desired depends on the thickness of ILD 106, IMD 110 and the various etch selectivities. For example, the thickness may be on the order of 6600Å for a ILD thickness of 3900Å, a hardmask thickness of 1550Å and a IMD thickness of 3900Å.

25 Next, the hardmask 112 is opened in the areas exposed by via pattern 114, as shown in FIG. 2B. An etch chemistry with good selectivity between the hardmask 112 and both the resist pattern 112 and the IMD 110 material is desired. For example, a Ar/CF₄/O₂/C₂H₄/N₂ chemistry may be used.

Referring to FIG. 2C, a partial via 116 is etched through IMD 110. If SiLK™ is used, the etch chemistry can comprise N₂/C₂H₄/O₂. At least approximately 1:1 selectivity between the resist pattern 112 and IMD 110 material is desired. 2:1 or greater is preferred.

5

The shelf layer 108 is then opened in via 116 as shown in FIG. 2D. An Ar/CF₄/O₂/C₂H₄/N₂ etch chemistry may be used for this etch. Finally, the via 116 is etched through ILD 106, as shown in FIG. 2E. For this etch, a good selectivity between the ILD 106 material and both passivation layer 102 and hardmask 112 is desired. Selectivity against etching hardmask 112 is desired because at this point most and maybe all of the resist pattern 112 may have been removed. Accordingly, a N₂/O₂/ C₂H₄, (where HC is a hydrocarbon) etch chemistry may be used.

15

Referring to FIG. 2F, a layer of BARC (bottom antireflective coating) 120 is deposited over the structure, including in vias 116. A trench pattern 112 is then formed. FIG. 2F shows a slight mis-alignment of trench pattern 112 to illustrate the invention's tolerance for mis-alignment errors. BARC layer 120 comprises a material compatible with photolithography for forming trench pattern 112 and that preferably etches somewhat slower than the low-k material of ILD 106 and etches significantly faster during the subsequent trench etch than passivation layer 104. BARC layer 120 has a thickness on the order of 800Å over IMD 110. The thickness of BARC layer 120 within via 116 is significantly thicker. The thickness of BARC layer 120 is determined by etch selectivities, via aspect ratio, and ILD 106 thickness. It is desired to have some portion of the BARC layer 120 remain in via 116 after the subsequent trench etch. The portion of BARC layer 120 within via 116 must withstand the subsequent BARC etch, hardmask etch, and IMD etch.

Referring to FIG. 2G, the BARC layer 120 and hardmask 112 are etched using pattern 122. As an example, a gas chemistry of Ar/O₂ may be used for the BARC layer 120 and a Ar/CO/CF₄/C₄F₈ etch chemistry may be used to open the hardmask.

5

Referring to FIG. 2H, a trench 124 is etched in IMD 110. A N₂/O₂/C₂H₄ chemistry may be used. BARC 120 protects the bottom of via 116 during this etch. The trench etch has a selectivity of approximately 30:1 between the IMD 110 and the passivation layer 104. Passivation layer 104 cannot withstand the entire trench etch process. However, if all BARC material is removed during the trench etch, passivation layer 104 offers some limited protection of the bottom of the via 116.

10 Preferably, after the trench etch, some BARC material remains within via 116 protecting the bottom of via 116. The remaining BARC material 120 is removed as shown in FIG. 2I. Then, passivation layer 104 is etched at the bottom of via 116 exposing a portion of the metal in interconnect layer 102.

15 Finally, the desired barrier layers and copper fill are formed and CMP'd back to form second interconnect layer 126, as shown in FIG. 2K. For example, a TaN barrier may be deposited in trench 124 and via 116 followed by a copper seed layer. Using an electroplating process, the copper fill layer is formed. Then, the copper is chemically-mechanically polished until it is planar with the top of IMD 110 or hardmask 112. The above process may then be repeated to form 20 additional metal interconnect layers.

25 A second embodiment of the invention is described in conjunction with FIGs. 3A-3B. Semiconductor body 100 is processed as in the first embodiment through the partial via etch shown in FIG. 2C. This approach is a half-via first approach. After half the via 116 is etched (e.g., through the IMD 110), the BARC

layer 120 is deposited and the trench pattern 122 is formed, as shown in FIG. 3A. The hardmask 112 may be etched using a Ar/CF₄/O₂/C₂H₄/N₂ chemistry and the via 116 in SiLK™ IMD 110 may be etched using a N₂/O₂/HC chemistry.

5 With trench pattern 122 in place, the shelf oxide 108 is opened up. The etch chemistry will also remove any BARC 120 material in via 116 prior to opening up the shelf oxide 108.

10 Next, the trench 124 is etched in IMD 110. Because, the shelf layer 108 was previously removed in via 116, portions of ILD 106 are exposed to this etch. Thus, via 116 is extended through ILD 106, as shown in FIG. 3B. The desired barrier and copper material are then deposited and CMP'd to form second interconnect layer 126 as shown in FIG. 2K.

15 A third embodiment of the invention is described in conjunction with FIGs. 4A-4B. Semiconductor body 100 is processed as in the first embodiment through the opening of the shelf layer shown in FIG. 2D. This approach is also a half-via first approach. After half the via 116 is etched (e.g., through the IMD 110) and the shelf layer 108 in via 116 is removed, the BARC layer 120 is deposited and 20 the trench pattern 122 is formed, as shown in FIG. 4A. The hardmask 112 may be etched using a Ar/CF₄/O₂/C₂H₄/N₂ chemistry and the via 116 in SiLK™ IMD 110 may be etched using a N₂/O₂/C₂H₄ chemistry. A chemistry comprising Ar/O₂ may be used to open up the shelf layer 108.

25 Next, the trench 124 is etched in IMD 110. A N₂/O₂/HC chemistry may be used. The BARC material 120 in via 116 at the beginning of this etch delays the etching of via 116 into ILD 106. Via 116 is still extended through ILD 106 by the end of this etch, as shown in FIG. 4B. However, the delay caused by BARC material 120 prevent punchthrough of the passivation layer 102 at the bottom of

via 116. The desired barrier and copper material are then deposited and CMP'd to form second interconnect layer 126 as shown in FIG. 2K.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.

10

IN THE CLAIMS:

1. A method of fabricating an integrated circuit, comprising the steps of:

forming an interlevel dielectric layer over a semiconductor body;

5 forming an intrametal dielectric layer over said interlevel dielectric layer;

forming a hardmask over said intrametal dielectric layer;

forming a via pattern over said hardmask;

selectively etching a via through said hardmask;

extending said via by selectively etching said intrametal dielectric layer;

10 depositing a BARC layer over said hardmask and within said via;

forming a trench pattern over said BARC layer; and

etching a trench in said intrametal dielectric layer, wherein said etching a trench step further removes at least a portion of said BARC layer within said via.

15 2. The method of claim 1, further comprising the steps of forming a shelf layer between said interlevel dielectric layer and said intrametal dielectric layer; and extending said via by selectively etching through said shelf layer using said via pattern after said etching a via step.

20 3. The method of claim 2, further comprising the step of extending said via by selectively etching through said interlevel dielectric layer after said step of etching said shelf layer and prior to depositing said BARC layer.

25 4. The method of claim 3, wherein said depositing a BARC layer step fills said via to a level approximately even with a height of said interlevel dielectric.

5. The method of claim 3, further comprising the step of removing a remaining portion of said BARC layer after said etching a trench step.

6. The method of claim 1, further comprising the step of filling said trench and via with copper.
7. The method of claim 1, wherein said intrametal dielectric layer comprises an organic polymer.
8. The method of claim 1, wherein said intrametal dielectric layer and said interlevel dielectric layer comprise SiLK™.
- 10 9. The method of claim 1, wherein said interlevel dielectric comprises an organic polymer.

REDACTED

15

ABSTRACT

A dual damascene process flow for forming interconnect lines and vias in which at least part of the via (116) is etched prior to the trench etch. A low-k material such as a thermoset organic polymer is used for the ILD (106) and IMD (110). After the at least partial via etch, a BARC (120) is deposited over the structure including in the via (116). Then, the trench (126) is patterned and etched. Although at least some of the BARC (120) material is removed during the trench etch, the bottom of the via (116) is protected.




FIG. 1
(PRIOR ART)




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 2F




FIG. 2G




FIG. 2H




FIG. 2I




FIG. 2J




FIG. 2K




FIG. 3A




FIG. 3B




FIG. 4A




FIG. 4B




FIG. 5

PAGE 1 OF 3




APPLICATION FOR UNITED STATES PATENT
DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION:

PROCESS FLOW FOR DUAL DAMASCENE INTERCONNECT STRUCTURES

<p>POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH</p> <p>Jacqueline J. Garner, Reg. No. 36,144; Wade James Brady III, Reg. No. 32,080; Mark A. Valetti, Reg. No. 36,707; Carlton H. Hoel, Reg. No. 29,934; William B. Kempler, Reg. No. 28,288; Richard L. Donaldson, Reg. No. 25,673.</p>		
SEND CORRESPONDENCE TO:		DIRECT TELEPHONE CALLS TO:
Jacqueline J. Garner Texas Instruments Incorporated P.O. Box 655474, M/S 3999 Dallas, TX 75265		Jacqueline J. Garner (972) 278-9694 or (972) 917-4437
NAME OF INVENTOR: <i>Francis G. Celii</i>	(1) NAME OF INVENTOR: <i>Guoqiang Xing</i>	(2) NAME OF INVENTOR: <i>Andrew McKerrow</i>
RESIDENCE & POST OFFICE ADDRESS: 17229 Hidden Glen Dallas, Texas 75248	RESIDENCE & POST OFFICE ADDRESS: 4609 Gardenia Way Plano, Texas 75093	RESIDENCE & POST OFFICE ADDRESS: 7216 Claybrook Drive Dallas, Texas 75231
COUNTRY OF CITIZENSHIP: USA	COUNTRY OF CITIZENSHIP: P.R. China USA	COUNTRY OF CITIZENSHIP: Canada
SIGNATURE OF INVENTOR: 	SIGNATURE OF INVENTOR: 	SIGNATURE OF INVENTOR: 
DATE: <i>3/29/00</i>	DATE: <i>3/30/00</i>	DATE: <i>3/30/00</i>

APPLICATION FOR UNITED STATES PATENT
DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION:

PROCESS FLOW FOR DUAL DAMASCENE INTERCONNECT STRUCTURES

POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH

Jacqueline J. Garner, Reg. No. 36,144; Wade James Brady III, Reg. No. 32,080;
 Mark A. Valetti, Reg. No. 36,707; Carlton H. Hoel, Reg. No. 29,934;
 William B. Kempler, Reg. No. 28,288; Richard L. Donaldson, Reg. No. 25,673.

SEND CORRESPONDENCE TO:

Jacqueline J. Garner
 Texas Instruments Incorporated
 P.O. Box 655474, M/S 3999
 Dallas, TX 75265

DIRECT TELEPHONE CALLS TO:

Jacqueline J. Garner
 (972) 278-9694 or
 (972) 917-4437

NAME OF INVENTOR: (4) Andrew Ralston

NAME OF INVENTOR: (5) Zhicheng Tang

NAME OF INVENTOR: (6) Kenneth J. Newton

RESIDENCE & POST OFFICE ADDRESS:

2211 White Cliff Lane
 Richardson, Texas 75080

RESIDENCE & POST OFFICE ADDRESS:

2304 Micarta Drive
 Plano, Texas 75025

RESIDENCE & POST OFFICE ADDRESS:

6109 Autumn Point
 McKinney, Texas 75070

COUNTRY OF CITIZENSHIP:

USA

COUNTRY OF CITIZENSHIP:

China


COUNTRY OF CITIZENSHIP:

USA

SIGNATURE OF INVENTOR:



SIGNATURE OF INVENTOR:



SIGNATURE OF INVENTOR:



DATE:

4/5/00

DATE:

4/11/2000

DATE:

3/30/00

APPLICATION FOR UNITED STATES PATENT
DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;



I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION:

PROCESS FLOW FOR DUAL DAMESCENE INTERCONNECT STRUCTURES

POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH

Jacqueline J. Garner, Reg. No. 36,144; Wade James Brady III, Reg. No. 32,080;
 Mark A. Valetti, Reg. No. 36,707; Carlton H. Hoel, Reg. No. 29,934;
 William B. Kempler, Reg. No. 28,288; Richard L. Donaldson, Reg. No. 25,673.

SEND CORRESPONDENCE TO:	DIRECT TELEPHONE CALLS TO:	
Jacqueline J. Garner Texas Instruments Incorporated P.O. Box 655474, M/S 3999 Dallas, TX 75265	Jacqueline J. Garner (972) 278-9694 or (972) 917-4437	
NAME OF INVENTOR: (7) <i>Robert Kraft</i>	NAME OF INVENTOR: (8) <i>Jeff West</i>	NAME OF INVENTOR: (9)
RESIDENCE & POST OFFICE ADDRESS: 8400 Beatton Court Plano, Texas 75025	RESIDENCE & POST OFFICE ADDRESS: 8710 Sagebrush Lane San Antonio, Texas 78217 DALLAS TX 75218	RESIDENCE & POST OFFICE ADDRESS:
COUNTRY OF CITIZENSHIP: USA	COUNTRY OF CITIZENSHIP: USA	COUNTRY OF CITIZENSHIP:
SIGNATURE OF INVENTOR: 	SIGNATURE OF INVENTOR: 	SIGNATURE OF INVENTOR:
DATE: 3/30/00	DATE: 4-5-00	DATE: